Abstract-This paper presents an approach to simultaneously cancel flicker noise and IM3 in Gilbert-type mixers, utilizing negative impedances. For proof of concept, two prototype double-balanced mixers in 0.16-m CMOS are fabricated. The first demonstration mixer chip was optimized for full IM3 cancellation and partial flicker noise cancellation; this chip achieves 9-dB flicker noise suppression, improvements of 10 dB for IIP3, 5 dB for conversion gain, and 1 dB for input while the thermal noise increased by 0.1 dB. The negative impedance increases the power consumption for the mixer by 16% and increases the die area by 8% (46 28 m ). A second demonstration mixer chip aims at full flicker noise cancellation and partial IM3 cancellation, while operating on a low supply voltage ; in this chip, the negative impedance increases the power consumption by 7.3% and increases the die area by 7% (50 20 m ). For one chip sample, measurements show 10-dB flicker noise suppression within 200% variation of the negative impedance bias current; for ten randomly selected chip samples, 11-dB flicker noise suppression is measured.
I. INTRODUCTION

C
MOS active mixers have high gain but also suffer from high flicker noise as well as from low linearity. While high flicker noise causes serious sensitivity degradation especially in narrowband direct-conversion receivers, mixers with poor linearity limit the dynamic range of the receiver.
Three major techniques have been presented for flicker noise reduction in CMOS active mixers, given here. 1) Dynamic current injection [1] , [2] : a pMOS cross-coupled pair injects current into the NMOS mixer transconductor stage only at the switching on/off instants (at 0.5 T ) in such a way that no dc current flows through the switches then. This is reported to suppress the flicker noise leakage from the switching pair. 2) Double LO switch pairs [3] : extra switches in series driven at 2LO frequency are used in such a way that, during the switching period, little dc current flows through the major switches that are driven by LO signal, thereby reducing flicker noise leakage. 3) RF leakageless static current bleeding with two resonating inductors [4] . Two inductors are connected between the mixer transconductor stage and the current bleeding circuit. The inductors resonate out the tail capacitance and reduce the RF signal leakage to the current bleeding circuit. In Technique 1), a large LO swing and large headroom is required, increasing the LO power and decreasing the conversion gain due to the use of small [1] . Technique 2) needs a stack of three transistors plus the load, which is not suitable for deep-submicrometer technologies with low supply voltages. Technique 3) needs two inductors which consume significant die area. Common to all of the techniques in [1] - [4] is that the effect of the transistor output resistance on the flicker noise leakage is neglected.
In technologies with long-channel transistors where the output capacitance of transistors is dominant in the transistors' output impedance at RF frequencies, the effect of output resistance on flicker noise leakage can be neglected [1] - [4] . However, nowadays CMOS technologies offer transistors with well above 100 GHz, at the same time with lower transistor output resistance and lower supply voltage [5] . Neglecting the effect of output resistance in deep-submicrometer technologies can yield a significant underestimation of the output flicker noise [7] . Taking into account the effect of both output resistance and output capacitance on flicker noise leakage, in this paper, we propose a combined flicker noise/IM3 cancellation technique that uses a negative impedance to minimize the flicker noise leakage from the switching pair and to simultaneously improve the linearity. Section II presents the circuit theory behind this flicker noise/IM3 cancellation technique. Sections III and IV show a circuit implementation and the measurement and simulation results. The results are summarized in Section V.
II. FLICKER NOISE/IM3 CANCELLATION USING
A NEGATIVE IMPEDANCE
A. Flicker Noise Leakage in Gilbert Mixers
The double-balanced Gilbert mixer shown in Fig. 1(a) is widely used as the active downconverter in CMOS receivers. Transistors convert into current that is commuting via switch pair and , respectively. The flicker noise output of the Gilbert mixer, , is dominated by the switch pair , while transistor causes thermal noise folding [6] , [7] . Assuming perfect symmetry in the mixer, the flicker noise leakage mechanism from each switch is the same: it is hence sufficient to focus on flicker 0018-9200 © 2013 IEEE noise leakage from one of the switch pair transistors. In [7] , the time-varying small-signal model shown in Fig. 1(b) is used to analyze the flicker noise contributed by in one LO period at the mixer output . The flicker noise of is modeled by the equivalent gate-referred root mean square (rms) noise voltage . For a first-order approximation of , a few assumptions are made and are given here.
• The LO signal is modeled by a trapezoid shown in Fig. 2 (a) with a rise/fall time (e.g., -) equal to . • In and are off, while in and are off. Taking into account the transconductance of and , and the output admittance of , the flicker noise contribution of at and in Fig. 2 (a) are given by
In and form a cascode amplifier. Due to the finite output impedance of in deep-submicrometer CMOS, the noise contribution from the cascode transistor , given by (1), cannot be neglected. In both and are on, while at and act as a balanced differential pair. In this period of time, the output impedance of has a negligibly small effect on as shown by (2) . In is assumed to be off, thus is zero. Note that the integral (or area) of shown in Fig. 2 (b) and (c) corresponds to the flicker noise leakage that involves no frequency translation [7] . As a result, the flicker noise at the mixer output contributed by and is (4) For the symmetrical LO signal shown in Fig. 2(a) , with a rise/ fall time equal to , the time instants , and can be rewritten as . This enables rewriting (4) into (5)
B. Negative Impedance for Flicker Noise Cancellation
To minimize the integral of in (4)-hence, to minimize the flicker noise leakage-we apply a negative impedance between the drain of and , as shown in Fig. 3 . Using the model shown in Fig. 3 Equation (6) shows that for and the sign of the real part of changes from negative to positive (a detailed derivation is presented in the Appendix). At the negative impedance has no effect on as shown in (7) since and act as a balanced differential pair. In is off, thus is zero. Now the new approximated waveform of is shown in Fig. 4(b) . The negative impedance changes the real part of in from negative to positive value, which enables minimization of the area of in one LO period. This leads to the cancellation of the flicker noise leakage from the switching pair ( and ). For a complete flicker noise leakage cancellation, (5) equates to zero. Together with (6)- (7), this equation gives the condition for complete flicker noise leakage cancellation:
Note that for complete cancellation across process and temperature spread, should track the variation of the sum of and and should track .
C. Negative-Impedance Impact on Gain and Thermal Noise
It was derived in [7] that the first-order Fourier coefficient of the instantaneous voltage gain in one LO period corresponds to the conversion gain of a mixer. Using the model shown in Fig. 5(a) , a sufficiently accurate approximation of is given in Fig. 5 (b) with
(12) At are off and and (see Fig. 3(a) ) forms a differential cascode common-source amplifier. At are off and and form a differential cascode common-source amplifier. At and are on and there is no output due to the differential symmetry. This yields the voltage conversion gain (13) Equation (13) shows that the conversion gain is increased under partial flicker noise cancelling condition ( and ). The reason for this increase is that increases the output impedance for the gm stage and as a result more RF signal current flows to the load . Fig. 6 shows the noise model for the mixer, where two noncorrelated noise current and model the noise of . Note that the noise of the negative impedance contributes to the mixer output by the same transfer function as the noise of . Therefore, only contributes to thermal noise while no flicker noise leaks to the output for a symmetric mixer. As a result, the mixer thermal noise is dominantly contributed by the thermal-noise folding of , the load , the input source impedance , and the negative impedance . Assuming perfect input matching, the single-side-band noise figure (NF) for high IF (thermal noise dominated) is then given by (14), shown at the bottom of the page, where the five terms respectively account for the thermal noise from the transconductor stage , the thermal noise from the switching stage ( and ), the thermal noise from the input source impedance , the thermal noise from the negative impedance, and the thermal noise from the load. Although the extra noise by increases the thermal noise NF, due to the increased conversion gain (larger ), the input-referred noise due to the load is decreased. As a result, the thermal noise increase due to can be small.
D. Negative Impedance for IM3 Distortion Cancellation
It is shown in [7] that the IM3 of the time-varying mixer can be estimated by one time-invariant IM3 calculation at the maximum of the LO signal. The circuit model shown in Fig. 7 is now used to demonstrate the concept of using negative impedance for IM3 cancellation. When the LO signal reaches its positive maximum at are fully on and are fully off. The IM3 distortion current and are generated by the voltage swing across the transistor terminals. Given the differential circuit topology we can assume and . For a first-order approximation, only the transconductance of and , and the output admittance of are taken into account, which yields Equation (16) and (17) describe the fact that via transistor nonlinearity (denoted by the function ) the distortion current of a transistor is due to both the voltage swing across its gate-source and to its drain-source voltage swing (assuming the distortion related to the bulk-source voltage swing is insignificant).
For and , the following is true.
• Equations (16)- (17) show that the gate-source and drain-source voltage swing, respectively, for and have the same polarity. Thus, and have the same polarity, given that both and are biased in the saturation region.
• Equation (15) shows that the gain factor for distortion currents and have opposite signs. This enables cancellation of the distortion contributions caused by and . Equating (15) to zero gives that for a complete IM3 cancellation (18) Under partial IM3 cancelling condition ( and ), the distortion current polarity of each transistor within the mixer remains unchanged. For the switching stage ( and ), the negative impedance changes the amplifying factor of their distortion current from negative to positive. This enables the IM3 cancellation between the transconductor stage and the switching stage ( and ). As the IM3 cancellation depends on the scaling and subtraction of distortion currents of the switching stage and stage, we use Monte Carlo simulations to evaluate its sensitivity over device mismatches and process spread; the results are shown in Section IV.A.
E. Simulation Verification
To illustrate the validity of the proposed theory of flicker noise and IM3 cancellation, in this section we show some simulation results for the mixer shown in Fig. 3 (a) using an ideal negative resistance and an ideal negative capacitance in parallel to implement . The bias and dimension condition for this mixer is the same as one (MixerD) that will be discussed in Section III. In simulations, for 0.9-GHz LO, we sweep the negative resistance while using a capacitance of 80 fF. Both simulated and calculated [using (5)- (8)] DSB NF in Fig. 8(a) clearly show that either complete or partial cancellation of flicker noise can be achieved by using an ideal . The sweet spot for complete flicker noise cancellation is by nature sensitive to device mismatch and PVT variations, illustrated by the notch around the optimum 950. Partial flicker noise cancellation is less sensitive to device mismatch and PVT variations: for this example, within % variation of at the NF notch more than 20 dB flicker cancellation is achieved. Due to some circuit analysis simplification in deriving (9), the optimal for complete flicker noise according to (9) is somewhat different than actual (following from simulations) value. Fig. 8(b) shows similar results for distortion cancellation, illustrating that IM3 distortion cancellation can be achieved using a properly designed and illustrating that (15)-(18) provide a good prediction for the actual (simulated) IM3 distortion cancellation.
F. Summary
It can be concluded that a negative impedance ( and ) reduces the flicker noise leakage from the switching stage ( and ) by averaging out the flicker noise leakage transfer function. Note that this is very similar to flicker noise suppression in chopper amplifiers [8] . Using a negative impedance, also the conversion gain is increased while the thermal noise may be slightly degraded. For a perfect symmetric mixer no flicker noise will be introduced by the negative impedance. Using negative impedance in the specified range also enables partial IM3 cancellation between the transconductor stage and the switching stage ( and ). The exact optimum of is in general a little different for complete flicker noise cancellation and complete IM3 cancellation. Hence, can be designed for either full flicker noise/partial IM3 cancellation or full IM3/partial flicker noise cancellation.
III. CIRCUIT IMPLEMENTATION
A. Circuit Implementation of the Negative Impedance
To prove this flicker noise/IM3 cancellation concept, the circuit shown in Fig. 9 is implemented in a standard 0.16-m CMOS process. The negative impedance is implemented by the cross-coupled pair with source degeneration provided by capacitor and current source [9] , [10] . The pMOS-based negative impedance enables dc current reuse of the negative impedance by the mixer's transconductor stage. As a first-order estimation, the value of the negative impedance-taking only the transconductance of and and the output impedance of into account-is
Equation (20) also shows that the implemented is frequency dependent: the negative conductance has a high-pass characteristic while the negative capacitance presents a low-pass behavior. Consequently, using this -circuit the optimization for either flicker noise cancellation or for IM3 cancellation is frequency-dependent. In order to demonstrate the effect of the frequency-dependency of the circuit, Fig. 10 shows simulation results for one of the designed mixer circuits in Section III: MixerD, which is designed for full IM3 cancellation and partial flicker noise cancellation at 0.9 GHz. Design details of MixerD is shown in Section III-B. Fig. 10(a) shows IIP3 as a function of the LO frequency, swept from 0.1 to 2 GHz. The IIP3 peak around 0.9 GHz shows that circuit is optimized for this frequency. For higher frequencies, the IM3 cancellation degrades, mainly due to the less negative capacitance provided by the circuit with increasing frequency. As a result, the phase difference between the distortion currents of the switching stage and of the gm stage then deviates from 180 degrees. For LO frequencies lower than 0.8 GHz, the distortion cancellation remain effective since parasitics has less effect. Fig. 10(b) shows that the circuit achieves a complete flicker noise cancellation at around 0.2 GHz and that only partial flicker noise cancellation is achieved at higher frequencies.
In summary, the and provided by our circuit is frequency-dependent. As a result, a complete IM3 distortion or a complete flicker noise cancellation provided by the circuit implementation shown in Fig. 8 is narrowband. Tuning the bias of the circuit and using tunable capacitors for Cs, a tunable negative impedance can be provided by the circuit for various frequencies which may enable complete IM3 distortion or complete flicker noise cancellation for multiband applications. However, this is not implemented in this paper.
B. Two Prototype Chips
Our active mixer circuits use load ressitors . It is frequently assumed that a poly-silicon resistor has negligible flicker noise [1] , [6] which assumption is valid for many conventional circuits. However, in this paper the aim is at very low flicker noise mixers. The work in [11] shows that the traps at the silicon grain boundaries in the poly-silicon cause some flicker noise, resulting in a flicker noise current given by , where is a constant including technology-dependent data and temperature, is the dc current through the resistor, and and are the resistor width and length, respectively. Simulation results in Fig. 11 show that, without mismatch and with metal resistors, the mixer noise output only contains thermal noise (denoted by "Nominal mixer noise with MetalRload"). Including mismatch and with metal resistors, the mixer flicker noise frequency corner is below 1 kHz. Using poly resistors, even in the nominal case without any mismatch, the flicker noise of the poly-silicon resistor is dominant compared to the mixer thermal noise unless large silicon area (larger than 2100 m ) is used. Therefore, in our design, a serpentine metal resistor consisting four stacked metal layers (M1-M4) with a total area of 370 um is used to be able to prove our concept properly.
Using the topology shown in Fig. 9 , we designed two chips. One (MixerD) is optimized for full IM3 cancellation and partial flicker noise cancellation using the process's nominal supply voltage ( 1.8 V). To show the robustness of the proposed flicker noise cancellation technique under the constraint of low supply voltage, a second chip (MixerNF) is optimized for full flicker noise cancellation and partial IM3 cancellation using (1.2 V). The main design parameters of both circuits are listed in Table I . Since flicker noise is mainly a problem for narrowband system, the two mixer chips are designed for 0.9 GHz. Two off-chip baluns are used to generate the differential RF input and differential clock, respectively. The external differential clock signal and an on-chip LO buffer provides the LO for mixer. 
C. Comparison With Other Techniques
Due to the similar topology appearance, our mixer in Fig. 9 is compared with previous techniques of flicker noise reduction. In [1] , the cross-coupled pair shown in Fig. 12 (a) provides a dynamic current into the transconductor stage at the LO zero-crossings (at ). As a result, at , the current through the switching pair and the transconductance of the switching pair is reduced. This enables a smaller in (5) and consequently yields flicker noise reduction. The cross-coupled pair turns on only around and remains off during the remainder of the LO period, which requires a high LO voltage swing and low (50 in [1] ). To tune out the parasitic capacitance of the cross-coupled pair , an inductor is added to the cross-coupled pair as shown in [2, Fig. 12(b) ]. Although these dynamic bleeding techniques [1] , [2] and our mixer all use the cross-coupled pair , there are a number of fundamental differences, given here.
• The cross-coupled pair in the dynamic bleeding technique only operates around , while in our mixer the negative impedance is operational during the total LO period. As a result, our mixer only needs normal LO voltage swing, while high LO voltage swing is required in the dynamic bleeding technique, which may impose linearity degradation due to the switching pair (see [7] ).
• The cross-coupled pair in the dynamic bleeding technique is designed as a dc current injector rather than a negative resistor. Flicker noise leakage due to the finite transconductor output resistance is not addressed. The source-degenerated capacitance together with the crosscoupled pair in this paper are designed as a negative impedance, which fully addresses the flicker noise leakage. Based on the analysis in Section II, in fact, the mixer in Fig. 12(b) can be made to act in the same way as our mixer if the cross-coupled pair is designed to operate during the whole LO period: the cross-coupled pair together with the inductor in [2] is equivalent to the negative impedance proposed in our work. However, full flicker noise cancelling was not done in [2] .
IV. SIMULATION AND MEASUREMENT
The microphotographs of two demonstrator mixer chips (MixerD and MixerNF) are shown in Fig. 13 . The active area of the LO buffer and mixer with decap is 0.0156 mm for MixerD, of which 8.2% is occupied by the circuit. In MixerNF, the circuit consumes 7.1% of the total active area (0.014 mm ). The packaged chips were measured on PCB boards for 0.9-GHz LO and 0.92-GHz RF. The noise is measured by an Agilent E5500 noise measurement setup. For noise at 1 MHz, a SRS preamplifer is used to connect the mixer output with the noise set-up; for noise at 1 MHz, a LeCroy AP033 active probe was used connecting the mixer output with the noise measurement setup.
A. Mixer With Full-IM3/Partial-Flicker-Noise Cancellation
For the mixer optimized for full IM3 cancellation and partial flicker noise cancellation (MixerD), the bias current of ( shown in Fig. 9 ) is swept within % variation of the optimal value to demonstrate the robustness against process spread. The measured and simulated results are shown in Fig. 14 as a function of the bias current normalized to the optimal value . At the optimal bias value , a measured improvement of 10 dB for IIP3, 5 dB for conversion gain, 9 dB for DSB NF at 1 kHz, and 1 dB for input are achieved compared with the same mixer without . The DSB NF at 10 MHz degrades by 0.1 dB. The mixer dc current increases from 9.2 to 10.7 mA due to the biasing of the circuitry, while the LO buffer current (16 mA) stays unchanged. Within 45% variation of 5-dB gain improvement, 6 dB NF at 1 kHz reduction, 0.2-dB thermal NF degradation, no input degradation are achieved. Fig. 14(b) shows the flicker NF reduction at a very low frequency (1 kHz), where the flicker noise is dominant and the thermal noise can be neglected. Fig. 15 shows the measured fundamental and IM3 output at the optimal bias value . Due to higher order nonlinearity distortion introduced by , the IM3 curve starts to show fifth-order behavior for Pin 18 dBm. The measured mixer DSB NF is shown in Fig. 16 . The spikes are from the equipment power supply and the measurement setup. Although introduces 5-dB thermal noise to the mixer, 5 dB more gain also provided by lowers the input-referred noise of the by 5 dB and results in overall less than 0.1-dB degradation in the thermal noise figure. The flicker noise corner frequency decreases from 100 kHz to 20 kHz.
Simulated and measured effects of mismatch and process spread on NF and IIP3 of MixerD are shown in Fig. 17 . The results of a 200-time Monte Carlo simulation using a realistic production variation model for device mismatches and process spread, in Fig. 17(a) , show a mean DSB NF at 1 kHz of 19.2 dB (nominally 19 dB) which is about 7 dB lower than the mixer without , while the measurements of ten dies from one wafer show 7-dB NF reduction at 1 kHz in Fig. 17(b) . Note that such a high NF is not the result of a badly designed mixer but is due to the very low frequency (1 kHz), where the flicker noise is significant. In comparison, the measured NF at 1 kHz of the low-flicker-noise mixer in [2] is 29 dB. In Fig. 17(c) , a 200-time Monte Carlo simulation shows a mean IIP3 of 10.8 dBm (nominally 12 dBm) which is 9 dB higher than the mixer without , whereas more than 6-dB IIP3 improvement is measured in ten dies from one wafer, as shown in Fig. 17(d) . For the temperature range [ 40 C to 80 C] in the nominal corner, simulations show 6.7-dB flicker NF reduction in Fig. 18(a) ; the IM3 cancellation becomes less effective as the temperature increases, as shown in Fig. 18(b) . We did not implement a control loop to adjust the negative impedance over temperature; the realized chips aim to prove the principle of flicker noise and distortion cancellation.
B. Mixer With Full-Flicker-Noise/Partial-IM3 Cancellation
For the mixer optimized for full flicker noise cancellation (MixerNF), Fig. 19 shows the measured and simulated results as a function of the bias current for normalized to the optimal value . When is not enabled, MixerNF has about 5 dB less gain compared with MixerD. There is less voltage swing across the transistors' terminals resulting less distortion and hence higher IIP3. At the optimal bias value , a measured improvement of 8 dB for DSB NF at 1 kHz, 1.4 dB for conversion gain, 0.1 dB for the DSB NF at 5 MHz, and 2.5 dB for input are achieved compared with the same mixer without
. The mixer dc current increases by 4% due to the biasing of the circuitry, while the LO buffer current (4.8 mA) stays unchanged. The difference between the measured and simulated IIP3 shown in Fig. 19(d) may be due to the fact that this mixer is operated at low supply voltage , where the headroom for the circuit is insufficient to provide a robust IM3 cancellation. Full flicker noise cancellation at the optimal bias value shown in Fig. 19(a) suggested by simulation is not found in measurement, probably due to external low-frequency noise contributed by the measurement set-up and due to the LO phase noise leakage resulting from mismatches in the mixer. However, Fig. 19(a) shows that more than 10 dB improvement for the flicker NF can be achieved for very broad bias range (for ). The robustness of this flicker noise cancellation under low supply voltage is estimated for in MixerNF. Fig. 20(a) shows the results of a 200-time Monte Carlo with mismatch and process spread, indicating a mean DSB at 1 kHz of 21.9 dB (nominally 20 dB) which is 15 dB lower than in the mixer without ; measurements on ten dies shows more than 11 dB flicker NF reduction [see Fig. 20(b) ]. For the temperature range [ 40 C to 80 C] in the nominal corner, simulations shows more than 14 dB flicker NF reduction (see Fig. 21 ). The measured mixer noise output is shown in Fig. 22 (for biased at ). The flicker corner frequency decreases from 200 kHz to 20 kHz; the rolling-off behavior for 5 MHz is due to the IF filter in the measurement setup. 
C. Benchmarking
The mixer with full-IM3/partial-flicker noise cancellation (MixerD) presented in this paper is compared with previous works on flicker noise reduction [1] - [4] in Table II . Since the flicker NF value depends on a few factors such as circuit bias and technology-related flicker noise corner, our technique is compared with previous works in term of the value of flicker noise reduction. It shows that the presented technique provides very good flicker NF reduction, while at the same time it achieves the largest improvement in IIP3 and gain without using on-chip inductors or high supply voltages or increasing the LO power. In conclusion, this flicker noise/IM3 cancellation provides solutions for reducing flicker noise and improving linearity of CMOS active mixers.
V. CONCLUSION
A new technique providing simultaneous cancellation of flicker noise and IM3 distortion for active mixers is presented without using on-chip inductors or high supply voltages or increasing the LO power. By using a negative impedance , the flicker noise leakage from the switching pairs is minimized. Meanwhile the negative impedance enables IM3 distortion cancellation between the switching pairs and the transconductor stage, which yields overall IM3 improvement. The techniques also improve the conversion gain while it has little effect on the thermal noise. For the demonstrator mixer chip optimized for full-IM3/partial-flicker-noise cancellation, 9-dB flicker noise suppression, 10-dB improvement for IIP3, 5-dB improvement for conversion gain, and 1-dB improvement for input are achieved. The circuit increases the thermal NF by 0.1 dB, power consumption by 16% and active area by 8%. Under mismatch and process spread, a 200-time Monte Carlo simulation shows 7 dB reduction in mean NF at 1 kHz and 9 dB increase in mean IIP3. A ten-sample measurement shows over 7 dB reduction in NF at 1 kHz and more than 6-dB increase in IIP3. Simulations indicate that the flicker noise cancellation is not very sensitive to temperature variation [ 40 C to 80 C], while the IM3 cancellation degrades as the temperature increases. For the demonstrator mixer chip optimized for full-flicker-noise/partial-IM3 cancellation under low supply voltage , more than 10 dB flicker noise suppression is measured within % variation of the negative impedance bias current. The ten-sample measurement shows over 11 dB flicker NF reduction, and the simulation shows more than 14-dB flicker NF reduction for the temperature range [ 40 C to 80 C].
APPENDIX
The real part of (6) Therefore, for , the real part of (6) is positive.
